The SLD upgrade CCD vertex detector (VXD3) is described. Its 307 million pixels are assembled from 96 3.2 Mpixel CCDS of 13 cm2 each. The system has evolved from the pioneering CCD vertex detector VXD2, which has operated in SLD since 1992.
I. INTRODUCTION
The SLD Collaboration is building a new vertex detector (VXD3) based on 96 CCDS of 13 cm2 area each, for a total of 307,000,000 pixels. This system will significantly advance the performance of the SLD vertex reconstruction from its already world class stafis. The original SLD pixel vertex detector VXD21, placed close to the e+e-intersection point(IP), in conjunction; 'with small SLC beam spots, has provided SLD with excellent flavor-tagging for tkee years. The successful operation of this 120 MPixel device is a validation of its suitability for the special SLC beam environment. The experience with VXD2 has answered the fundamental questions about the mechanical stability, hit efficiency, and resolution capability associated with a CCD-based pixel vertex detector. VXD2 has the world's best capability in many performance criteria. Nevertheless, due to the limitations of technology at the time of designing VXD2, limited resources, stringent time schedule, and some conservatism necessarily attached to a pioneering design, some aspects of the performance were compromised. The upgrade to VXD3 (illustrated in figure 1) will significantly improve performance and open new, exciting possibilities for physics at SLD. I ! 1  , I I,  , I , !  , I I1  , I I 1  detector with much better  250  I  I  I  /   250  I  I  1 I.'\" 1 impact parameter resolution, larger solid angle coverage and virtually error-free track linking. These will allow a world-class measurement of the polarization-enhanced forwardbackward asymmetry for b-and c-quarks and improved precision in the measurement of the b-fraction in hadronic Z decays, sufficient for testing radiative corrections in electroweak theory. A wide range of measurements can be made which will make use of full separation of primary, secondary and tertiary vertices. . .
The most exciting new possibility, afforded by the upgrade, however, is the search for Bs-mixing~' leading to a measurement of the mixing parameter, xs. A data sample of half a million Zs with the upgraded vertex detector and highly polarized beams will give SLD the capability to measure Bs mixing up to values of xs of 15 or greater. The basis for this measurement is the large forward-backward asymmetry for e+e --> b+b, provided by polarized electrons from SLC. WiIh 78% polarization (the current average polarization at the SLD IP), a forward go~g meson has a 75% probability of being~B rather than B. .This allows a statistical tag of the BIB character of each B so at production, using the asymmetry. By measuring the decay time of the observed B", one can observe the cos(xs d~) oscillations of AFB. Detailed Monte-Carlo simulations of such a measurement show that VXD3 substantially improves the sensitivity to mixing for xs between 10 and 20. The striking improvement with the upgraded vertex detector comes from the following effects: (a) Better vertex resolution extends our sensitivity to higher xs values. (b) The improved vertex detector is expected to have a better efficiency of reconstructing the B" decays length. We estimate that the 26% efficiency of the currentVXD2 will improve to around 5070 with VXD3. (c) The larger acceptance of the new vertex detector, from cos 8 of 0.75 to 0.85, may appear to be small but in fact is quite significant. The number of B's accepted grows approximately as 1+ COS2 8 and the forward-backward asymmetry is larger at larger cos e. These improvements have been achieved by the changes in the detector design discussed below.
II. VXD3 DETECTORDESIGNAND COMPARISON
WITH VXD2 The simulatedimpact parameterresolution of VXD3 is illustratedin Figure 2 and compared with the measured distribution for VXD2. VXD2 has4 barrels of loosely spaced ladders with barrel-2 ladders covering the azimuthal ($) gaps of barrel-1, and barrel-4 ladders covering the $ gaps of barrel 3 (see Figure 3a) . Thus VXD2 provides only 2-hit coverage for most of the azimuth, with about 30% of the tracks having 3 or more hits. The development of large area CCDS allows a simplified ladder design using only 2 CCDS covering the entire length of the ladder, permitting a three layer system with practical mechanics.
Each barrel provides complete azimuthal coverage, as a result of the 'shingled' structure between ladders (see Figure 3b ). Due to the large number of CCDS on one VXD2 ladder(8), it was cost prohibitive to make ladders longer for increased solid angle coverage. So VXD2 -. . . . .
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coverage, which is necessary for VXD linking, thus providing uniform tracking over the whole sensitive cos e region. Deterioration of spatial resolution at small polar angles is not an issue thanks to the very thin active EPI silicon layer of 20 pm on the CCDS. Besides solid angle coverage, the track impact parameter resolution near the IP is the other driving consideration behind the detector geometry layout. The best way to improve the impact parameter resolution and coverage is to minimize ". .cos6=0.% (23 Hits) cosd=O.9 (22 Hits) \ \ . the beampipe radius. By reducing the upgrade beampipe inner radius from 25 mm (VXD2) to 23.5 mm, a layer-1 radius of 28.40 mm is possible. In this configuration, the outer radius is chosen as a compromise between maximizing the lever arm of the tracking for improved impact parameter resolution, and maximizing the solid angle coverage with 80 mm long CCDS. We therefore selected a layer-3 radius of 48.26 mm to achieve the desired solid angle coverage, to Ices elmax = 0.85. Another major contribution to the impact parameter resolution is multiple scattering at low and intermediate track momenta. By --
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. using beryllium as the motherboard stiffener, and thinning the CCDS to 150~m, the material radiation length for a VXD3 ladder is reduced to 0.4% (compare to 1.15% for VXD2 ladder).
Experience gained by operating VXD2 also suggested reduction in the thickness of titanium liner of the existing beampipe (100pm) by factor of 2, since the very soft photons which this liner is designed to absorb do not make a large contribution to the background. A similarly motivated reduction in the beryllium beampipe thickness from 1.0 mm to 0.75 mm is mechanically acceptable, and further reduces the multiple scattering. Lever-arm lengthening and the detector material reduction improve both transverse (x-y) and longitudinal (r-z) impact parameter resolution by more than a factor of 2 compared to VXD2 at low momentum. Lever-arm lengthening also improves the longitudinal impact parameter by a factor of about 2 at high momentum. The dependence on CDC phi-angle measurement has also been reduced for the high momentum impact parameter resolution, making VXD3 closer to a standalone detector for impact parameterresolution with the global alignment between CDC and VXD becoming less critical. The shingled VXD3 barrel layout gives a more . . efficient and uniform azimuthal coverage such that the average inner hit radii are reduced compared to VXD2, and also corrects the problem of large lever-arm variation with $ in VXD2. The VXD3 layout is such, that in case one hit is lost, the resulting lever arm is still better than that achievable with the fully efficient two-layer VXD2. These improvements result in an expected VXD3 impact parameter resolution of 29 oxy(pm)=9@ p sin 3/22 9 a~z(pm)=14@ p sin 3/2 * -.
III. MECHANICAL STRUCTURE
The vertexdetectoris supportedby a structure madefrom instrumentgrade beryllium. The berylliumcomponentsare matchpinnedanddoweled to achievethestableenvironment. Matingstirfacesarelappedwithone~m precision.The CCD laddersaresupportedateachend via berylliumringsmounted to the inner faces of the endplates. All joints between dissimilar materials are designed to allow for thermal contraction variation during cool-down. This support structurefollows the previous VXD2 design, with some improvements.
The vertex detectoris operatedat cryogenic temperature (--80°C) in order to completely suppressdark currentand loss of char= transferefficiency from radiationdamage. The vertex detector cryostat is illustratedin Figure 1 . Liquid nitrogen boiloff gas is piped in through a beryllium jacket surrounding the beryllium beampipe. The clearance between the two is 0.75 mm. A number of fine holes allow the gas to flow out through the outer jacket into the detector cryostat, creating a uniform flow of gas from the innermost to the outermost barrel of the detector.
The vertex detector is being surveyed with an OMIS II coordinate measuring machine.
Every ladder is surveyed individually before assembly, and each barrel is surveyed following assembly to a few micron precision. Afterinstallation, the vertex detector position with respect to the central drift chamber will be monitored by a system employing a capacitive readout.
IV. ELECTRONICSAND READOUT
The CCDSare n-buriedchanneldevices fabricatedon ptypeepitaxiallayerandhavinga p+ substrate.They have an activeareaof 80 mm x 16 mm. They are operatedin a fullframereadoutmode. The substrate resistivityis specifiedto be less than 20x10-3 ohm-cm to maintain short carrier lifetimes. The epitaxiallayer is 18-22 microns thick with a resistivityof -20 ohm-cm for adequatediffusion length, optimaldiffusiotidriftratio,andcleanhighrateclocking. The pixel sizesare20~m x 20~m. The readoutregisteroperates on two-phaseclocking and the imaging areaon three-phase. Thereare4 readoutnodes, one on each cornerof thedevice, with800,000pixelspernode.
The readout system for VXD3 represent a significant advanceover thatof VXD2. The pixel readoutrateis 5 MHz (cf. 2 MHz for VXD2), so despite the increase in pixel quantity,no degradationin system readout time has been necessary. Advances in electronics permit much more compact drive and readout circuitry. Most of the control and signal processing circuitry has been moved inside the SLD detector, eliminating most of the cable plant and simplifying commissioning and operation. The readout electronics consist of 16 analog-to-digital (A/D) boards, placed close to the CCDS, and connected with high speed optical links to FASTBUS Vertex Data Acquisition modules (VDA). WD boards also have all necessary circuitry to generate CCD clocks and biases.
Every ND board has 24 channels of amplifiers with a gain of 100, and 24 8-bit flash ADCS, serving 6 CCDS. Digitized signals are organized into serial data using multiplexer based on XILINX programmable gate arrays, and are transmitted via 1.2 GHz optical data link (two per WD board), using the Hewlett-Packard Gigabit Rate Transmit-Receive chip set, and FINISAR optical transmitters. Every board also contains a Motorola M68HC11 microcontroller, which is used to download the XILINX code, CCD image clock waveforms, DC offsets for amplifiers, and CCD enable-disable signals (to be able to disconnect defective CCDS from bias and clock sources). There is also a possibility to put the board into calibration mode, when pulses of known amplitudes are generated and connected to the CCD output nodes. The microcontroller is functional only during initial (after power on) download phase of operation, or on demand to change any settings.
During readout of data, the microcontroller clocks are off, to reduce the possibility of noise increase due to crosstalk to amplifier inputs. During readout all functionality of the WD board is provided by the fast logic sequencer, a device based on the AMD fast programmable logic MACH220 chip. VDA modules are a modification of those used in VXD2. The main function of the VDA module is to reduce the 307 Mbytes of raw data to a manageable size (< 100 kbytes). This is achieved by hardware reconstructing 2-d clusters of charge deposition and imposing a threshold that gives >9970 efficiency for minimum ionizing particles traversing 20~m of silicon.
Modification of the VDA boards involves usage of the faster processor (MC68040 instead of MC68020), larger front end and processor memory, new cluster processor design, and new front end design.
. .
V. CCD PERFORMANCE RESULTS Because of the unique requirements of the CCDS for VXD3, it was essential to have prototype devices fabricated and tested before~roduction of the full batch of devices. The CCD manufacturering2 proceeded in two phases: the first phase for design and production of a few CCDS. The phase 1 CCDS were first tested at low temperature at SLAC, where they were methodically evaluated to verify that all specifications were met. After positive results of this test, phase 2 production of the bulk of the CCDS was started. The first phase CCDS were manufactured with two designs of output node amplifiers (actually 2-stage source followers). Thi first stage employed either a surface channel or a buried channel FET. The advantage of the buried channel FET is its lower noise level. But this type of device requires a higher power supply voltage and, consequently, higher power dissipation on the CCD, which is not desirable due to the limited cooling system resources. In the February, 1995, we received phase 1 devices, and tested them for noise, responsivity, charge transfer efficiency, spurious charge generation, and charge trapping. Following their evaluation, phase 2 started in April, 1995.
The noise level for the phase 1 CCDS with a buried channel~T in the output node was about 27 electron charges rms. For the surface channel FET in the first stage output node, the noise level is about 45 e, which is also within specification.
The optimum power supply voltage for buried channel -surface channel options are 22 V and 17 V respectively .-Because of the power dissipation concerns, and because the surface channel option satisfies the specified noise level, it was decided to choose this type of devices for production.
The detector responsivity was measured using signals from an Fe55 radioactive source. Its value of 3.1~V/e, combined with the gain of 100 the on ND boards and the minimum ionizing particle production of 1200 electron-hole pairs in the detector sensitive layer (20 micron), produces a signal of about 360 mV on the ADC input, or about 45 ADC counts.
The charge transfer efficiency was measured both for transfer along the R register, and through the image area, fromthe degradation in the cluster central pixel signal amplitude. The inefficiency per pixel was less than 5x10-5 in the R register and less than 1X10-5 along the image area.
Due to defects in silicon or in manufacturing, there is a possibility of abnormal high charge accumulation in certain pixels during the detector integration time. We call such pixels "hot", and a maximum number of such hot pixels was included in the specifications. Most of the phase 1 CCDS had very few hot pixels (typically none, sometimes 1 or 2 per CCD). Another source of spurious charge generation was found in some CCDS; which generated current, leaking into the R register. Though the generated charge usually also was within specification, the manufacturer claims that they know the source of this charge (spurious tunnel diode structure, introduced as a result of a design error in the gate protection circuit), and will eliminate this in the production phase.
The phase 1 CCDS suffered from a number of "charge trap" sites. The smallest irregularities in the electric field in the silicon may create potential pockets, which may retain some of the charge as it moves through. Because such defects ' may be randomly distributed across the CCD area, the probability for charge moving along the area to encounter such a "charge trap" is proportional to the length of the path the charge has to travel, and so it affects large area CCDS more than small devices.
We devoted a large effort to "-investigating the nature of these traps, and their effect on detector efficiency. Some of them absorb such a large amount of charge that the entire signal from a minimum ionizing particle is lost. Others just reduce the signal amplitude, so the signal still may be used to find the particle coordinate, but the precision of such measurement may suffer. Typical phase 1 CCDS had 1-2 completely blocked columns per node (out of 400) due to such traps; since the part of the blocked column between the location of the trap and the R register does not suffer, it leads to a 0.125-0.25% inefficiency. Also about 3-5 columns with smaller charge loss usually were seen in every channel.
Though such inefficiency is quite acceptable, some modifications of the CCD design were made for phase 2 to reduce the number of these charge traps. The manufacturer believed that mask misalignments were the major cause of these traps. Overlapping of I-clock strips was minimized in the design to reduce the capacitance, and misalignment can The CCDS are being manufactured by the EEV Company, channel, which was included in phase 1 to increase the Chelmsford, Essex, England. radiation hardness of the CCD, was removed in phase 2, since it also could contribute to the observed trapping. From tests we detemined that the radiation hardness of the detectors is much better than needed, and the supplementary channels are unnecessary.
One of the phase 1 CCDS was exposed to the radiation from a Co60 source with the total accumulated dose of 15 kRad. We measured the detector parameters a few times during the exposure and did not find any serious degradation in the detector performance.
With the full dose, a small (-10%) loss of signal amplitude from the Fe55 source was observed.
The first 82 production (phase 2) CCDS were delivered and tested at SLAC by early November, 1995. The performance of 74 of these were acceptable based on tests at SLAC. Eight of them were returned to the factory for replacement. 
